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Abstract
In order to formulate mathematical conjectures likely to be true, a
number of base cases must be determined. However, many combinato-
rial problems are NP-hard and the computational complexity makes this
research approach difficult using a standard brute force approach on a
typical computer. One sample problem explored is that of finding a mini-
mum identifying code. To work around the computational issues, a variety
of methods are explored and consist of a parallel computing approach us-
ing Matlab, an adiabatic quantum optimization approach using a D-Wave
quantum annealing processor, and lastly using satisfiability modulo theory
(SMT) and corresponding SMT solvers. Each of these methods requires
the problem to be formulated in a unique manner. In this paper, we ad-
dress the challenges of computing solutions to this NP-hard problem with
respect to each of these methods.
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1 Problem Statement and Background
First introduced in 1998 [13], an identifying code for a graph G is a subset of
the vertices, S ⊆ V (G), such that for each v ∈ V (G) the subset of vertices
of S that are adjacent to v is non-empty and unique. That is, each vertex of
the graph is uniquely identifiable by the non-empty subset of vertices of S to
which it is adjacent. More formally, let N(v) be the set of vertices adjacent to
v and B(v) = N(v) ∪ {v}. Then we require that any two vertices u, v ∈ V (G)
have different identifying sets, or more precisely that we must have S ∩B(v) 6=
S∩B(u), and also that both S∩B(v), S∩B(u) 6= ∅. The combinatorial problem
of finding minimum identifying codes has been shown to be NP-complete [6], but
also has many potential real-world applications. The most commonly discussed
application illustrates one use of identifying codes: placing sensors on a network.
If we place sensors on the nodes corresponding to our identifying code, then the
set of sensors alerted gives us location information on the trigger. For example,
if we place smoke detectors in a house using an identifying code, then based
off of which smoke detectors are set off we can pinpoint exactly which room of
the house is on fire [22]. Other applications appearing in the literature refer to
similar scenarios, such as fault diagnosis of multiprocessor systems [13].
As some NP-complete problems are notorious for having special graph classes
on which there are simple solutions, previous research has focused on the class of
de Bruijn networks [4]. This paper explores the problem of finding the minimum
size of an identifying code over the undirected de Bruijn graph using three
different methods. Section 2 describes an approach for solving the miminum
identifying code problem using adiabatic quantum optimization [9], which for
small enough problem instances can be implemented on a D-Wave quantum
annealing processor [12]. While to our knowledge this is the first time adiabatic
quantum optimization has been applied to the identifying code problem, it has
been studied for other graph-theoretic problems including graph coloring [23]
and the graph isomorphism problem [10], [25]; in addition, [17] showed how to
formulate a number of NP-complete problems as Ising models. Other approaches
are considered as follows: Subsection 3.1 explores a parallel computing algorithm
and Subsection 3.2 illustrates the method of using Satisfiability Modulo Theory
(SMT) solvers.
While many of our examples and data revolve around the class of de Bruijn
graphs, the methods discussed throughout can easily be applied to arbitrary
graphs. As this problem has not been considered before outside of [11], no
results exist on the minimum size of identifying codes on this class of graphs. In
this paper, we provide initial data on these values. A summary of our complete
contribution to these values is given in Figure 9.
For reference, we provide some of the basic definitions and background for
the class of de Bruijn graphs here. The undirected d-ary de Bruijn graph of
order n, denoted B(d, n), is the graph with the following vertex and edge sets.
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Figure 1: The 2-ary de Bruijn graph of order 3, or B(2, 3).
V = {x1x2 . . . xn | xi ∈ {0, 1, . . . , d− 1}}
E = {(x, y) | x2x3 . . . xn = y1y2 . . . yn−1 or x1x2 . . . xn−1 = y2y3 . . . yn}
For example, the graph B(2, 3) is illustrated in Figure 1. These graphs have
many useful properties for applications, such as having a relatively high number
of nodes, a low degree at each node, and many short paths between any two
nodes. Additionally, many notoriously difficult problems such as the traveling
salesman problem are solvable in polynomial time on this class of graphs. For
that reason, they have many interesting applications such as interconnection
networks [20] and fault-tolerant wireless sensor networks [19].
2 Quantum Annealing Approach
This section describes our approach for solving the minimum identifying code
problem using quantum annealing. Quantum annealing processors, such as
those made by D-Wave Systems [12], operate on the principle of adiabatic quan-
tum optimization (AQO)[9]. In AQO, the system Hamiltonian evolves according
to the equation
H(t) =
(
1− s
(
t
T
))
Hinit + s
(
t
T
)
Hfinal, (1)
where Hinit is the initial Hamiltonian with a known and easily prepared ground
state; Hfinal is the final Hamiltonian whose ground state corresponds to the
solution of our optimization problem; and s(τ) increases from s(0) = 0 to s(1) =
1. According to the adiabatic theorem [18], for a large enough T and a smooth
enough function s determined by the minimum spectral gap, a system starting
in the ground state of Hinit at time t = 0 will be in the ground state of Hfinal at
time t = T . However, since a physical implementation of AQO does not strictly
meet the conditions of the adiabatic theorem, in particular the assumption of
a closed system, we refer to the process as quantum annealing, which may be
viewed as a heuristic method for optimization.
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The D-Wave processor is designed to solve quadratic binary minimization
problems that can be expressed in terms of an Ising spin glass energy functional.
Namely, a ground state of Hfinal is a minimum of∑
j
hjSj +
∑
i 6=j
JijSiSj (2)
where Sj = ±1 are the final qubit states in the computational basis, and the hj
and Jij are programmable qubit biases and coupling strengths respectively.
While there are various ways of expressing the minimum identifying code
problem as a binary minimization problem, we found that the most efficient
approach, as measured by the number of qubits needed to solve the problem
on the D-Wave processor, was to formulate the problem in terms of Boolean
satisfiability. This approach, described in Subsection 2.1, leads to a conjunctive
normal form (CNF) proposition containing clauses of various sizes.
Since the energy functional must be at most quadratic, we use “gadgets”
(similar to those found in [1]) to reduce the higher order clauses and generate
an Ising model whose ground state encodes the solution to the satisfiability
problem. These gadgets add overhead in the form of ancillary binary variables
that augment the problem variables; however we found that the overall qubit
resource requirements for this approach are less than with other approaches
we considered. Our approach for mapping SAT clauses to an Ising model is
described in Subsection 2.2.
The physical limitations of the D-Wave architecture present some additional
challenges:
• Not every pair of qubits on the chip are physically connected; rather, the
connectivity can be represented as a square lattice of K4,4 bipartite graphs,
that D-Wave calls a Chimera graph. Thus if the binary variables in the
optimization problem are mapped 1-to-1 to qubits, not all of the quadratic
coefficients Jij can be programmed. This challenge can be overcome using
graph minor embedding [8], in which case a single binary variable may be
mapped to multiple physical qubits.
• Furthermore, an actual D-Wave chip may contain a small number of faulty
qubits (due to fabrication defects or calibration failures) which cannot be
used in the graph minor embedding process [15]. While determining the
optimal embedding for an arbitrary graph is itself an NP-hard problem,
heuristic embedding techniques have been developed that provide reason-
ably efficient mappings [5].
• Finally, the D-Wave processor has a small amount of intrinsic control error
(ICE), meaning that the actual values of biases and coupling strengths may
differ slightly from the values programmed by the user. Some of the effects
contributing to the ICE can be mitigated using gauge transformations [3],
which are explained below.
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Subsection 2.3 describes the embedding and gauge transformation techniques
we used to map the problem onto the D-Wave architecture.
The examples given in Subsections 2.1 through 2.4 are for the undirected de
Bruijn graph B(d, n) with d = 2 and n = 4. This was the largest case we were
able to solve on a D-Wave machine operated by Lockheed Martin and the Uni-
versity of Southern California, which had 504 working qubits. In Subsection 2.5,
we also estimate the number of qubits that would be needed to solve the larger
d = 2 cases with n = 5, 6. Compared to other types of optimization problems
that have been studied using quantum annealing and the D-Wave machine, it
appears that the qubit resource requirements for the minimum identifying code
problem on de Bruijn graphs scale relatively well.
While the satisfiability-based approach proved to be the most efficient for
this study, we also explored various approaches for expressing the minimum
identifying code problem as a binary minimization problem. For sake of com-
pleteness, Subsection 2.6 describes two other approaches that we considered.
2.1 Satisfiability Formulation
In this subsection, we describe how to formulate the minimum identifying code
problem in terms of Boolean satisfiability. While the method is presented here
for a de Bruijn graph, the same approach can be applied to any graph.
We label the vertices of the de Bruijn graph B(d, n) in lexicographic order
i = 0, 1, 2, ...dn − 1. For a subset S of B(d, n), we define Boolean variables
xi =
{
1, if i ∈ s;
0, otherwise.
We will construct a conjunctive normal form (CNF) formula that must be
satisfied if S is an identifying code. Later, in the full optimization problem, we
will add a penalty term of the form λ
∑
i xi to obtain the minimum identifying
code.
For S to be an identifying code, it must intersect the above-defined ball B(i)
for every i. In other words, for every i the clause
Ci =
∨
j∈B(i)
xj
must be satisfied for all i. Similarly, the condition S ∩ B(i) 6= S ∩ B(j) for all
i 6= j implies that
Ci
⊕
Cj
must be satisfied for all i 6= j, where ⊕ is the exclusive OR operator. Thus an
identifying code must satisfy the proposition
P =
∧
i
Ci
∧
i 6=j
(Ci
⊕
Cj)
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For the de Bruijn graph B(2, 4), we can compute P explicitly and simplify
the CNF to obtain
P =(x2 ∨ x3) ∧ (x0 ∨ x2 ∨ x4 ∨ x5 ∨ x8 ∨ x9) ∧ (x0 ∨ x3 ∨ x6 ∨ x7 ∨ x8 ∨ x9)
∧ (x0 ∨ x1 ∨ x2 ∨ x4 ∨ x9 ∨ x10) ∧ (x4 ∨ x12) ∧ (x0 ∨ x1 ∨ x6 ∨ x9 ∨ x12 ∨ x14)
∧ (x0 ∨ x3 ∨ x4 ∨ x5 ∨ x8 ∨ x9) ∧ (x0 ∨ x2 ∨ x6 ∨ x7 ∨ x8 ∨ x9)
∧ (x0 ∨ x1 ∨ x3 ∨ x4 ∨ x9 ∨ x10) ∧ (x1 ∨ x5 ∨ x8 ∨ x10)
∧ (x1 ∨ x4 ∨ x9 ∨ x10 ∨ x11) ∧ (x0 ∨ x2 ∨ x5 ∨ x8 ∨ x9 ∨ x12)
∧ (x1 ∨ x3 ∨ x5 ∨ x12) ∧ (x1 ∨ x2 ∨ x9 ∨ x10 ∨ x13)
∧ (x1 ∨ x6 ∨ x9 ∨ x11 ∨ x14 ∨ x15) ∧ (x1 ∨ x3 ∨ x7 ∨ x8 ∨ x12 ∨ x14)
∧ (x1 ∨ x3 ∨ x6 ∨ x9 ∨ x14 ∨ x15) ∧ (x4 ∨ x5 ∨ x8 ∨ x9 ∨ x11)
∧ (x0 ∨ x1 ∨ x2 ∨ x9 ∨ x10 ∨ x12) ∧ (x3 ∨ x8 ∨ x10 ∨ x12)
∧ (x2 ∨ x5 ∨ x8 ∨ x9 ∨ x13) ∧ (x2 ∨ x4 ∨ x11 ∨ x13)
∧ (x2 ∨ x6 ∨ x7 ∨ x10 ∨ x13) ∧ (x2 ∨ x5 ∨ x6 ∨ x13 ∨ x14)
∧ (x3 ∨ x5 ∨ x7 ∨ x12) ∧ (x3 ∨ x10 ∨ x12 ∨ x14)
∧ (x3 ∨ x5 ∨ x6 ∨ x13 ∨ x14 ∨ x15) ∧ (x3 ∨ x6 ∨ x7 ∨ x10 ∨ x13 ∨ x15)
∧ (x3 ∨ x11) ∧ (x0 ∨ x1 ∨ x4 ∨ x6 ∨ x9 ∨ x14) ∧ (x4 ∨ x6 ∨ x7 ∨ x10 ∨ x11)
∧ (x4 ∨ x5 ∨ x6 ∨ x11 ∨ x14) ∧ (x5 ∨ x7 ∨ x10 ∨ x14)
∧ (x5 ∨ x6 ∨ x11 ∨ x12 ∨ x14 ∨ x15) ∧ (x5 ∨ x6 ∨ x11 ∨ x13 ∨ x14 ∨ x15)
∧ (x6 ∨ x7 ∨ x8 ∨ x9 ∨ x13 ∨ x15) ∧ (x6 ∨ x7 ∨ x8 ∨ x9 ∨ x12 ∨ x15)
∧ (x6 ∨ x7 ∨ x10 ∨ x11 ∨ x12 ∨ x15) ∧ (x6 ∨ x7 ∨ x10 ∨ x11 ∨ x13 ∨ x15)
∧ (x12 ∨ x13) ∧ (x0 ∨ x1 ∨ x8) ∧ (x1 ∨ x2 ∨ x4 ∨ x5 ∨ x9)
∧ (x1 ∨ x3 ∨ x6 ∨ x7 ∨ x9) ∧ (x2 ∨ x4 ∨ x8 ∨ x9 ∨ x10)
∧ (x2 ∨ x5 ∨ x10 ∨ x11) ∧ (x4 ∨ x5 ∨ x10 ∨ x13)
∧ (x5 ∨ x6 ∨ x7 ∨ x11 ∨ x13) ∧ (x6 ∨ x8 ∨ x9 ∨ x12 ∨ x14)
∧ (x6 ∨ x10 ∨ x11 ∨ x13 ∨ x14) ∧ (x7 ∨ x14 ∨ x15)
Unfortunately, the above formula, consisting of 50 clauses over 16 variables,
was slightly too large to map onto the architecture of the D-Wave processor
we were using for this study. We can decompose the problem into smaller
subproblems by observing that P contains the clauses x3 ∨ x11 and x4 ∨ x12.
Hence if P is satisfied, at least one of x3 and x11 must be true, and similarly at
least one of x4 and x12 must be true. So we consider the following 4 cases:
1) x3 = x4 = 1
2) x3 = x12 = 1
3) x11 = x4 = 1
4) x11 = x12 = 1
While these 4 cases are not disjoint, if we find the minimum identifying codes
for each case and take the union of the solutions, then the minimum length codes
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over the union will be the solutions of the original minimum identifying code
problem.
We will illustrate the procedure for case 1. If we set x3 = x4 = 1 in P , we
obtain the reduced formula (24 clauses over 14 variables)
P ′ =(x0 ∨ x1 ∨ x6 ∨ x9 ∨ x12 ∨ x14) ∧ (x0 ∨ x2 ∨ x6 ∨ x7 ∨ x8 ∨ x9)∧
(x1 ∨ x5 ∨ x8 ∨ x10) ∧ (x0 ∨ x2 ∨ x5 ∨ x8 ∨ x9 ∨ x12)∧
(x1 ∨ x2 ∨ x9 ∨ x10 ∨ x13) ∧ (x1 ∨ x6 ∨ x9 ∨ x11 ∨ x14 ∨ x15)∧
(x0 ∨ x1 ∨ x2 ∨ x9 ∨ x10 ∨ x12) ∧ (x2 ∨ x5 ∨ x8 ∨ x9 ∨ x13)∧
(x2 ∨ x6 ∨ x7 ∨ x10 ∨ x13) ∧ (x2 ∨ x5 ∨ x6 ∨ x13 ∨ x14)∧
(x5 ∨ x7 ∨ x10 ∨ x14) ∧ (x5 ∨ x6 ∨ x11 ∨ x12 ∨ x14 ∨ x15)∧
(x5 ∨ x6 ∨ x11 ∨ x13 ∨ x14 ∨ x15) ∧ (x6 ∨ x7 ∨ x8 ∨ x9 ∨ x13 ∨ x15)∧
(x6 ∨ x7 ∨ x8 ∨ x9 ∨ x12 ∨ x15) ∧ (x6 ∨ x7 ∨ x10 ∨ x11 ∨ x12 ∨ x15)∧
(x6 ∨ x7 ∨ x10 ∨ x11 ∨ x13 ∨ x15) ∧ (x12 ∨ x13) ∧ (x0 ∨ x1 ∨ x8)∧
(x2 ∨ x5 ∨ x10 ∨ x11) ∧ (x5 ∨ x6 ∨ x7 ∨ x11 ∨ x13)∧
(x6 ∨ x8 ∨ x9 ∨ x12 ∨ x14) ∧ (x6 ∨ x10 ∨ x11 ∨ x13 ∨ x14) ∧ (x7 ∨ x14 ∨ x15)
This formula is small enough to map onto the D-Wave processor, as will be
described in the following sections.
2.2 Mapping SAT Clauses to Ising Models
The reduced proposition P ′ for an identifying code has the CNF form
P ′ =
∧
j
∨
i∈Aj
xi
where each Aj is a subset of the vertices of the de Bruijn graph.
To map this to an Ising model, we define “spin” variables Si = ±1 for each
i:
Si = 2xi − 1
We will also define as needed, some “ancillary” variables zk = ±1.
We construct an Ising Hamiltonian of the form
H({Si}, zk) =
∑
j
Hj + λ
∑
i
Si.
The Hamiltonian is a function of the problem variables {Si} and ancillary vari-
ables {zk}. Each of the terms Hj will be a function of the {Si : i ∈ Aj}, and
possibly some of the ancillary variables {zk}, with the following properties:
• Hj is at most quadratic in {Si : i ∈ Aj}, and {zk}
• {Si} is a minimum of Hj iff
∨
i∈Aj xi = 1.
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We will show momentarily how the Hj are constructed. The last term λ > 0
is a penalty term that rewards smaller size codes. Therefore, the minimum
solutions (or ground states) of H are the minimum identifying codes.
To illustrate how the Hj are constructed, consider the 3-OR clause x1∨x2∨
x3. If we define
H3(S1, S2, S3, z1) = S1S2 − 2S1z1 − 2S2z1 − 2S2z1 + z1S3 + S1 + S2 − 3z1 − S3
then it can be easily checked that H3 attains its minimum value iff at least
one of the Si = +1, which corresponds to the clause x1∨x2∨x3 being satisfied.
Note that H3 contains no higher than quadratic terms.
We refer to the mapping from the 3-OR clause to H3 as a “gadget”. The
gadget can be represented diagrammatically as in Figure 2, which also shows
gadgets for 4-OR through 6-OR clauses, which are the gadgets we need to map
our satisfiability formula P ′ for B(d, n) to an Ising model. In the diagrams, num-
bers attached to a node represent the linear coefficients in the Ising model, while
numbers attached to an edge represent the quadratic (coupling) coefficients in
the Ising model.
This technique is similar to the ones described in [1], except that those
gadgets were designed for use with 0/1 variables instead of ±1 variables. Note
that the choice of gadget coefficients is far from unique, and it may be possible to
tune these coefficients, for example to accommodate the limited control precision
of the quantum processor. However, the coefficients shown in Figure 2 were
sufficient for the problem at hand. When larger D-Wave processors become
available that enable solving the minimum identifying code problem for larger
(d, n), tuning of the gadget coefficients may be needed, along with the gauge
transformation techniques described in the next subsection.
Using the gadgets shown in Figure 2, we mapped the satisfiability formula
P ′ to an Ising model with 49 ancillary variables {zk}, for a total of 63 variables.
We furthermore added the penalty term λ
∑
i Si so that the ground state will
be a minimum identifying code. Since this Ising model could in principle be
implemented on an ideal quantum annealing machine with 63 qubits, we say
that the model has 63 logical qubits, and we refer to this model as the logical
Ising model.
While the overhead incurred in the satisfiability-based approach to obtain a
quadratic Ising model is substantial (going from 14 boolean variables in P ′ to
63 logical qubits in the Ising model), one advantage of this approach is that the
connectivity of the resulting Ising model (i.e. pairs of variables with nonzero
coefficients) is relatively sparse. This can be seen from Figure 3. In the figure,
nodes corresponding to the original 14 boolean variables are shown in green; the
remaining nodes represent the ancillary variables added during the SAT-to-Ising
mapping process. Edges represent pairs of variables with nonzero coefficients
(Jij 6= 0). The relative sparsity of this graph will facilitate mapping the problem
onto the D-Wave architecture, as described in the next subsection.
8
S1
−1
S2
−1
2-OR
S1
+1
S2
+1
z1−3 S3
−1
3-OR
4-OR
S1
+1
S2
+1
z1−3
S3
+1
S4
+1
z2 −3
5-OR
S2
+1
S3
+1
S1
+1
S4
+1
z1−1 z2 −1
z3−3 S5
−1
6-OR
S2
+1
S3
+1
S1
+1
S4
+1
z1−1 z2 −1
z3−3 z4 −3
S5
+1
S6
+1
+1 +1
-2 -2
+1
+1
-2 -2
+1
-2 -2
+1
+1
-2 -2
+1
-2
+1
-2
-2 -2
+1
+1
-2 -2
+1
-2 -2
+1
-2 -2
+1
-2
+1
-2
Figure 2: Mapping from OR-clauses to Ising Models
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Figure 3: Graph of logical Ising model for the SAT formula P ′. Nodes corre-
sponding to the original 14 boolean variables are shown in green; the remaining
nodes represent the ancillary variables added during the SAT-to-Ising mapping
process.
2.3 Mapping the Logical Ising Model onto the D-Wave
Processor
This subsection describes additional pre-processing steps that take place before
the logical Ising model is solved on the D-Wave processor. Graph minor em-
bedding enables the logical Ising model to be mapped onto the limited qubit
connectivity of the D-Wave architecture, by utilizing potentially multiple phys-
ical qubits per logical qubit. To improve solution accuracy, gauge transforma-
tions are used to partially mitigate the intrinsic control errors that occur when
programming the D-Wave hardware.
2.3.1 Graph Minor Embedding
The physical connectivity between qubits on the D-Wave chip can be represented
as a square lattice of K4,4 bipartite graphs, that D-Wave calls a Chimera graph.
Even for Ising models with relatively sparse graphs, it may not be possible to
directly map the Ising model onto the Chimera graph.
For example, even the simple Ising model for 3-OR (the H3 gadget) shown
in Figure 2 cannot be directly mapped onto the Chimera graph. An easy way
to see this is to observe that the graph of H3 contains a 3-cycle, whereas the
smallest cycle possible on the Chimera graph is a 4-cycle. However, the graph of
10
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Figure 4: Embedding 3-OR onto the Chimera Graph
H3 can be mapped onto the Chimera graph using minor embedding. One such
embedding is shown in Figure 4. In the figure, the logical qubit z1 is mapped
to two physical qubits, which are ferromagnetically coupled with a coupling
strength -JFM. The h and J values shown in the figure define an embedded
Hamiltonian which only uses connections that are available in the Chimera
graph. It is easily verified that the ground state of the embedded Hamiltonian
corresponds to the ground state of the original Hamiltonian H3.
Choi [8] showed that any graph can be minor embedded into a sufficiently
large Chimera graph. Heuristic embedding algorithms have been developed [5]
to generate minor embeddings for Chimera graphs with faulty qubits. The D-
Wave software includes a heuristic embedding tool that can be used to find
embeddings using the working qubits on an actual D-Wave chip.
Using the D-Wave heuristic embedding tool, we mapped the graph of the
logical Ising model, that was shown in Figure 3, into the hardware graph of our
D-Wave processor which had 504 working qubits. Figure 5 shows the embedding
that we used, consisting of 253 physical qubits, with a maximum chain length
(number of physical qubits per logical qubit) of 8. The coefficients of the physical
Ising model are determined as in [7].
2.3.2 Gauge Transformations
In the context of quantum annealing, a gauge transformation [3] is a transfor-
mation of the Ising spin variables
S′i = GiSi
where Gi ∈ {−1,+1}. The gauge transformation induces a transformation on
the physical Ising model coefficients
h′i = Gihi
J ′ij = GiGjJij
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Figure 5: Embedding the problem onto the D-Wave hardware: physical qubits
corresponding to the same logical qubit have the same color and are labeled
with the same number; the unlabeled red qubits are known faulty qubits and
are not used.
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Figure 6: Example Gauge Transformation
so that the Hamiltonian is invariant.
While the gauge transformation generates a problem that is mathematically
equivalent to the original problem, in practice it has been found that gauge
transformations can mitigate some of the intrinsic control error (ICE) of the D-
Wave hardware [14] and that the choice of the gauge G can affect the probability
of finding optimal solutions [21].
Consider for example the gauge transformation G shown in Figure 6. The
figure depicts the action of G on the first unit cell, where the red qubits are
flipped by G while the blue qubits are unchanged; i.e. all of the horizontal
qubits are flipped while the vertical qubits are unchanged. In the next unit cell,
all of the vertical qubits are flipped while the horizontal qubits are unchanged;
and so on in an alternating pattern.
We have found that this gauge transformation G is particularly helpful in
connection with embedding. As mentioned earlier, the embedding process maps
a single logical qubit to multiple physical qubits that are “chained” together
with a ferromagnetic coupling -JFM. Furthermore, to enforce the embedding
constraints (i.e. that all the physical qubits in a chain should take the same
value), the coupling strength JFM is generally made to be the dominant coupling
in the Hamiltonian. The gauge transformation G has the property that all the
ferromagnetic couplings -JFM in each chain are replaced by antiferromagnetic
couplings +JFM. This can help to mitigate certain types of systematic ICE
errors that are magnified by long ferromagnetically coupled chains.
2.4 Solution for B(2, 4) Using D-Wave Processor
Using the reduced proposition P ′, mapped to a logical Ising model using the
gadgets shown in Figure 2, and the embedding shown in Figure 5, we used
the 504-qubit LM/USC D-Wave processor to solve the resulting physical Ising
model using quantum annealing.
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Since the minimum identifying code problem for B(2, 4) is small enough to
solve by brute force, we know that the reduced proposition P ′ should be satisfied
by
x8 = x10 = x13 = x14 = 1
(and the rest of the variables zero). Combined with the assumption x3 = x4 = 1,
this correspond to a minimum code size of 6.
For the non-gauge transformed problem, we found that the D-Wave machine
did not obtain the optimal solution. In 480 experiments totaling 630,000 anneal-
ing runs, over a range of different settings for the annealing time, we obtained
zero occurrences of the optimal solution; the best that we found were solutions
corresponding to a code size of 7.
On the other hand, using the gauge transformation G shown in Figure 6, in
240 experiments totaling 825,000 annealing runs (again using a range of settings
for the annealing time), we obtained the solution
x8 = x10 = x13 = x14 = 1
corresponding to the minimum code size of 6 in 25 experiments. So, while the
ground state probability was still very low in the gauge transformed problem,
there was a noticeable difference using the gauge transformation.
2.5 Scaling for Larger Cases
While the B(2, 4) case was the largest that could be solved on the 504-qubit
LM/USC D-Wave processor, we can make some rough estimates of how the
qubit resource requirements scale for larger cases. For binary (d = 2) de Bruijn
graphs, we extended the techniques described above to generate Ising models
for the minimum identifying code problem for the cases n = 3 through n = 6.
These models were then embedded into ideal Chimera graphs of various sizes
using the D-Wave heuristic embedding tool. Figure 7 shows how the number of
qubits needed for the embedding grows as a function of n.
Since the embedding algorithm is heuristic, it is possible that smaller em-
beddings could be found, so the embedding sizes shown here should be viewed
as upper bounds. We computed embeddings firstly for larger versions of the
current K4,4 Chimera architecture, which has 8-qubit unit cells, as well as for
hypothetical K8,8 (16-qubit unit cell) Chimera graphs. For the K4,4 Chimera
graphs, we started with the current Vesuvius architecture, which contains 64
8-qubit unit cells arranged in an 8x8 square grid, and increased the grid size
to 12x12, 16x16, 24x24, 32x32, and so on until the embedding was successful.
For the K8,8 graphs, we started with an 8x8 grid of 16-qubit unit cells, and
increased the grid size to 16x16,24x24, and 32x32, until the embedding was
successful. The plots show that for any given case, the embedding size on the
K8,8 Chimera is smaller than on the K4,4 Chimera due to the higher graph
connectivity of the K8,8 Chimera architecture; in other words, qubit resource
requirements depend on the hardware graph connectivity.
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Figure 7: Estimated scaling of qubit resource requirements for minimum iden-
tifying code problem on binary de Bruijn graphs B(2, n)
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From the figure, we can project roughly when the D-Wave processor would
have sufficient qubits to accommodate the larger cases of the minimum iden-
tifying code problem for undirected binary de Bruijn graphs. If we define a
processor generation to be 4 times the number of qubits as the previous gener-
ation (e.g. the “Vesuvius” generation had a 512-qubit design whereas the prior
“Rainier” generation had a 128-qubit design), we can state that in roughly 1.5
generations we would be able to fit the B(2, 5) case on the processor. This is
the largest d = 2 case for which the minimum identifying code size is presently
known. In one more generation beyond that, we would be able to fit the B(2, 6)
case on the processor, for which the minimum identifying code size is presently
not known.
Whether these hypothetical D-Wave processors would actually be able to
solve these larger cases, will depend on the performance characteristics of those
machines which is yet to be demonstrated. The hardware intrinsic control errors
would need to be significantly reduced from the current levels. For example, the
embedding we found for the B(2, 6) case on the K4,4 Chimera architecture had
a maximum chain length of 63 qubits. Solving a problem with chain lengths
this large would probably require greater control precision (the current Vesu-
vius design has 4 bits of precision [1]). On the K8,8 Chimera architecture, the
embeddings are less complex; e.g. the embedding we found for the B(2, 6) case
only had a maximum chain length of 25 qubits. However, it is not clear how
difficult it would be for D-Wave to achieve a 16-qubit unit cell design.
Due to risk factors such as these, it could take longer than the projected
number of processor generations before a solution can be found to the B(2, 6)
case. On the other hand, it may be possible to break the problem down into
subproblems, as illustrated earlier in Subsection 2.1, which may make it easier
to fit the problem onto the D-Wave processor.
2.6 Other Problem Formulations Considered
While the satisfiability formulation provided the best result, we include two
other methods here for the sake of completeness. It should be noted that while
these methods were not practical for our sample problem, they may provide
advantages for other problems.
2.6.1 Integer Programming Model
From [24], we have the following integer program formulation of the minimum
identifying code problem in graphs.
First, we define the modified adjacency matrix as follows. It is the adjacency
matrix plus the identity matrix.
Aij =
{
1, if (i, j) ∈ E or i = j;
0, otherwise.
Using this definition, we see that a ball of radius 1 centered at vertex i is
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given by the following vector.
B(i) = [A1i, A2i, . . . , Ani]
T
Our vertex subset S is defined as the following vector.
S = [s1, s2, . . . , sn]
T where si =
{
1, if i ∈ S;
0, otherwise.
To compare two identifying sets with respect to S for vertices i and j, the
following expression computes the size of (B(i) ∩ S)4(B(j) ∩ S).
n∑
k=1
|Aki −Akj | · sk
This implies that in order for S to be a valid identifying code, we must have
the following inequality satisfied for all pairs of vertices i and j.
n∑
k=1
|Aki −Akj | · sk ≥ 1
For the dominating property to be satisfied, we require the following addi-
tional inequality.
A · S ≥ 1T
Thus our integer program is given by the following.
min |S|
s.t.
∑n
k=1 |Aki −Akj | · sk ≥ 1, ∀i 6= j
A · S ≥ 1T
sk ∈ {0, 1}
In order to use these ideas for the D-Wave machine, our constraints must be
equalities. This means we must add binary slack variables for each inequality.
For the first set of inequalities, we must determine an upper bound for each
inequality. Since these correspond to the constraint |(B(i)∩S)4(B(j)∩S)| ≥ 1,
an easy upper bound is given by the following.
|B(i)|+ |B(j)| ≥ |(B(i) ∩ S)4(B(j) ∩ S)| ≥ 1
For the class of de Bruijn graphs, we are able to use this to get a bound on
the number of slack variables needed. Since the maximum size of any ball in
B(d, n) is 2d + 1, this gives us an upper bound of size 4d + 2 for this class of
graphs. Hence for each inequality in this set, we must add 4d + 2 binary slack
variables to convert the inequality to an equality. Using a variable reduction
method from [17], we can further reduce this number of variables to log(4d+2).
Since there are d
n(dn−1)
2 possible pairs i, j, this implies that we must add a
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huge number of binary slack variables, equal to the following expression, just to
satisfy the first set of inequalities.
dn(dn − 1) log (4d+ 2)
2
slack variables
Even in the case of B(2, 4), this means that we will need to add 320 variables
to our list - an enormous number when compared to the graph size of 16 nodes.
Hence, this method is not going to be an efficient way to map our problem onto
the D-Wave machine.
2.6.2 Binary Optimization Model
We present a binary optimization formula for the minimum identifying code
problem. Adjustments must be made to create a quadratic version (QUBO),
making this approach impractical for large scale results. We will define this
model using three separate functions: one to show that the set has the correct
size, one to show that the set is dominating, and one to show that the set is
separating (or identifying).
Variable Definitions
We will use the notation B(v) for v ∈ V (G), where B(v) = N(v) ∪ {v}. In
other words, B(v) is the set containing all vertices adjacent to v, plus v itself.
This is referred to in graph theory as the ball of radius one centered at v.
We define the variables as follows.
xvi =
{
1, if i ∈ B(v);
0, otherwise.
Set S has size k
We define the first function, HA, as follows.
HA = (k −
∑
v xvv)
= 0 iff |S| = k.
Set S is a dominating set
By definition, this is equal to ∀v ∈ G, B(v) ∩ S 6= ∅. This is equivalent to
the following.
∀v ∈ G,B(v) ∩ S 6= ∅ ↔ (xvv = 1) ∨
(∑
uv∈E
xuv ≥ 1
)
↔ (1− xvv = 0) ∨ ¬
(∑
uv∈E
xuv = 0
)
↔ (1− xvv = 0) ∨
( ∏
uv∈E
(1− xuv) = 0
)
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From this statement, we get the following equation for our second function.
HB =
∑
v(1− xvv) ·
(∏
uv∈E(1− xuv)
)
Set S is a separating set
By definition, this is equal to ∀x, y ∈ G, (B(x) ∩ S)4(B(y) ∩ S) 6= ∅. This
is equivalent to the following for a specific pair x 6= y.
(B(x) ∩ S)4(B(y) ∩ S) 6= ∅ ↔ ∃v ∈ (B(x) ∩ S)4(B(y) ∩ S)
↔ ∃v, (v ∈ B(x) ∩ S)⊕ (v ∈ B(y) ∩ S)
↔ ∃v, (xxv = 1)⊕ (xyv = 1)
↔ ∃v, (1− (xxv + xyv) = 0)
↔
∏
v
(1− xxv − xyv) = 0
From this statement, we get the following equation for our third function,
summed over all pairs x, y.
HC =
∑
x
∑
y 6=x
∏
v(1− xxv − xyv)2
The Binary Optimization Model
From these three functions, our binary optimization model is the following.
H(S) = HA(S) +HB(S) +HC(S)
= 0 iff S is an identifying code.
Note that while this does provide a binary optimization model for our prob-
lem, it is not quadratic. In order to convertH(S) to a quadratic binary equation,
each higher order term must be replaced with several new variables. While this
is possible, it is a time-consuming and arduous process that introduces many
new variables. Hence this approach is not the most efficient implementation.
3 Other Approaches to Solving the Problem
3.1 Parallel Computing
The traditional brute force approach to solving the minimum identifying code
problem constructs all possible subsets from smallest to largest size, and checks
whether or not the set is a valid identifying code. Parallelizing our algorithm
(implemented in Matlab using the Parallel Computing Toolbox) requires moving
the construction of subsets inside the parallelized loop. Because of the expo-
nential increase in the number of subsets created, it is more efficient to generate
each subset within the loop and discard it after the iteration than to store all(
dn
k
)
k-subsets and traverse through the list. This is done using a k-subset un-
ranking algorithm. Two of these algorithms (from [16]) are listed as Algorithms
1 and 2. These unranking functions allow us to completely parallelize the brute
force algorithm, and the results obtained are listed in Figure 8.
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Algorithm 1 Revolving Door Unranking Algorithm
1: procedure RevDoor(r, k, n) . subset index, subset size, set size
2: x = n
3: for i = k : 1 do
4: while
(
x
i
)
> r do
5: x = x− 1
6: end while
7: ti = x+ 1
8: r =
(
x+1
i
)− r − 1
9: end for
10: end procedure
11: return T = (t1, t2, . . . , tk)
Algorithm 2 Lexicographic Unranking Algorithm
1: procedure LexUnrank(r, k, n) . subset index, subset size, set size
2: x = 1
3: for i = 1 : k do
4: while r ≥ (n−xk−i) do
5: r = r − (n−xk−i)
6: x = x+ 1
7: end while
8: ti = x
9: x = x+ 1
10: end for
11: end procedure
12: return T = (t1, t2, . . . , tk)
d \ n 2 3 4 5
2 × 4 6 12
3 4 9
4 5
5 6
6 8
7 9
(a) Minimum Size
d \ n 2 3 4 5
2 × 0.174 0.766 7842.597
3 0.231 108.606
4 0.664
5 2.342
6 493.003
7 36149.704
(b) Runtime (sec)
Figure 8: Results for B(d, n) obtained using parallel computing and the corre-
sponding runtime.
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3.2 SMT Solvers
Satisfiability Modulo Theory (SMT) is a current area of research that is con-
cerned with the satisfiability of formulas with respect to some background the-
ory [2]. SMT solvers combine boolean SAT solving with decision procedures for
specific theories. For example, consider the following problem.
a = b+ 1, c < a, c > b
In the theory of the integers, this problem is not satisfiable (there are no integers
a, b, c where all the expressions are true), however in the theory of the real
numbers it is satisfiable (for example, with a=11, b=10, c=10.5). In general,
solving an SMT problem consists of first solving a SAT problem, then doing
theory-specific reasoning, and then possibly going back and changing the SAT
problem. This process is repeated if necessary. In addition, multiple theories can
also be used in the same SMT problem instance, which may require additional
repeats of this method.
To use SMT solvers on our identifying code problem for the undirected de
Bruijn graph, we must first come up with a formulation of the problem using
decision procedures. The graph B(d, n), contains dn nodes. For each of these,
we create a boolean variable that denotes whether or not the node is part of
the identifying code. We then also create an array of boolean variables for that
node’s identifying set. An assertion is added to make sure that each element of
the array is true if and only if the corresponding neighbor’s boolean variable is
true (i.e. if and only if the neighbor is part of the identifying code). To ensure
unique codes, we add a statement to require that each node’s identifying set is
unique from every other node’s identifying set. Then, to get codes of a fixed
size, we create an integer variable for each node and add the constraints that the
integer is at least 0 and no greater than 1. Next we add an assertion that each
node’s integer variable is 1 if and only if its boolean variable is true. Finally,
we add a constraint that the sum of all of the integer variables is equal to the
desired identifying code size.
Now that the formulation of the problem has been determined, we can use
a commercial SMT solver to find solutions. For this work, we used the solver
Z3, made by Microsoft Research. We begin by first picking a code size, and
asking if there exists an identifying code of that size. If not, then the code size
is increased by 1 and the problem is posed to Z3 again. This continues until
an identifying code of a specific size is found. To find all satisfying models,
after a single model was found an assertion is inserted into the formulation
that requires that the the previously found identifying code be eliminated as
an option. This forces Z3 to produce a different solution, or to state that the
formulation is unsatisfiable (and hence no more identifying codes of that size
exist). This process is repeated in a loop to obtain all identifying codes.
Using this approach on a single core, we were able to reproduce our results
for B(d, n) from the HPC method in much less time. See Figure 9 for a summary
of these results. The numbers in parentheses denote that we found a code of
that size, but did not eliminate the possibility of a smaller code existing. The
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d \ n 2 3 4 5 6 7
2 × 4 6 12 (24) (110)
3 4 9
4 5 15
5 6
6 8
7 9
8 (10)
(a) Minimum Size
d \ n 2 3 4 5
2 × 0.118 0.490 20.800
3 0.038 5.415
4 0.178 37349.113
5 3.585
6 335.738
7 3707.735
(b) Runtime (sec)
Figure 9: Minimum identifying codes on B(d, n) and the corresponding runtime
for SMT solvers.
times given are determined by the time required to find one solution of minimum
size in addition to the time required to determine that no smaller code exists.
Because of the advancements in current SAT and SMT solvers, they offer the
potential to scale much better than a parallelized brute force approach. This
is due in part to the fact that many of today’s solvers are capable of realizing
which subsets of assignments will define an unsatisfiable result, and hence they
will avoid models in which those statements are set. In our problem, this might
correspond to a case in which nodes A and B have the same identifying set.
In this case, the solver would not bother looking at combinations of True/False
assignments on the other nodes that do not affect the identifying sets of A or
B.
In addition to the sophistication of today’s solvers, there is also the possi-
bility of parallelizing the search. While some instances were run manually in
a parallel manner for this experiment, there is some research to be done on
automatically parallelizing the search in order to further our known minimum
results.
4 Conclusions
The various methods discussed provide pure mathematicians with a range of
opportunities for collaboration with scientists from several disciplines, such as
computer science and physics. The methods explored in this study included
a parallel computing approach using Matlab, an adiabatic quantum optimiza-
tion approach using a D-Wave quantum annealing processor, and lastly using
satisfiability modulo theory (SMT) and corresponding SMT solvers. From the
base cases that we constructed using our variety of approaches, several new
conjectures have been developed and eventually proven true [4], however the
leg work needed to compute the base cases required a deep understanding of
various computing techniques.
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